Due date: Thursday September 19th 11:59:59pm ET.

Points: This lab is worth 8 points (out of 200 points in 6.004).

Getting started: Log in to Athena. If you haven’t done the initial setup, follow the athena github setup instructions at https://6004.mit.edu/web/static/fall19/resources/references/athena-github-setup.pdf. When connecting to Athena, you should use display forwarding (-X option) if you want to use the graphical tools for this lab.

ssh -X {YourMITUsername}@athena.dialup.mit.edu

To create your initial Lab 1 repository, please visit the repository creation page at https://6004.mit.edu/web/fall19/user/labs/lab1. Once your repository is created, you can clone it anywhere in your Athena locker by running:

`git clone git@github.mit.edu:6004-fall19/labs-lab1-{YourMITUsername}.git lab1`

Turning in the lab: To turn in this lab, commit and push the changes you made to your git repository. After pushing, check the course website to verify that your submission passes all the tests. If you finish the lab in time but forget to push, you will incur the standard late submission penalties.

Check-off meeting: After turning in this lab, you are required to go to the lab for a check-off meeting by Wednesday, September 25th. See the course website for lab hours.

Introduction

In this lab you will learn how to write low-level assembly code. Specifically, instead of using high-level programming languages such as Python or C, you will write several programs in RISC-V assembly code. To evaluate its correctness, your code will be assembled and linked to testbenches using a RISC-V compiler, and the generated test programs will be executed by a simulated 32-bit RISC-V machine.

All the materials for this lab are in the git repository lab1.git. All discussion questions asked throughout this lab are fair game to be asked during your checkoff meeting. When you have completed the lab, commit your changes to the repository and push them.

To pass the lab you must complete and PASS all the tests.

Most of this course is dedicated to designing general-purpose, programmable machines—machines that can stream cat videos, solve differential equations, or display the front page of reddit. But before we actually begin to design a programmable computer, we have to learn how to program it.

In 6.004, we’ll use an architecture called RISC-V. There are many variants of RISC-V, but we’ll focus on the simplest one, called RV32. RV32 has a one main data type—a 32-bit number called a word. RV32 programs can only store up to 32 words at a time in so-called registers. If more storage is needed, the program has to load words from main memory into registers and store them back in main memory after modifying them. Besides loading and storing words, programs can do some basic arithmetic operations (like addition and subtraction) and branching (to implement loops and if-then statements), but that’s it!

Let’s walk slowly through an example program. Three equivalent representations are shown on the next page; Python is on the left, RISC-V in human-readable form is in the middle, and RISC-V in binary is on the right.

---

1 An architecture, or more specifically an instruction set architecture, is the interface between software and hardware. The instruction set architecture precisely specifies the resources of the machine and the way programs can access and use them.
### Python

```
n = 9
# check if n is even
if n % 2 == 0:
    n = n / 2
else:
    n = 3*n + 1
```

### RISC-V (assembly)

```
li a0, 9
// check if n is even
if:
    andi a1, a0, 1
    bnez a1, Else
    srai a0, a0, 1
    j End
Else:
    slli a2, a0, 1
    add a0, a2, a0
    addi a0, a0, 1
End:
```

### RISC-V (binary)

<table>
<thead>
<tr>
<th>Address</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00000000000000001001010100110111</td>
</tr>
<tr>
<td>04</td>
<td>00000000001010111010110010011</td>
</tr>
<tr>
<td>08</td>
<td>000000000001101100100111100011</td>
</tr>
<tr>
<td>0C</td>
<td>0100000000010101010100010011</td>
</tr>
<tr>
<td>10</td>
<td>0000000100000000000000000110111</td>
</tr>
<tr>
<td>14</td>
<td>00000000000101010101010001001</td>
</tr>
<tr>
<td>18</td>
<td>000000000000011001000001010111</td>
</tr>
<tr>
<td>1C</td>
<td>000000000001010101010100010011</td>
</tr>
</tbody>
</table>

A lot is going on here! Let’s go through it line by line.

**li a0, 9**  
The opcode **li** stands for *Load Immediate*. This is actually a *pseudo-instruction*; it is shorthand for **addi a0, zero, 9**. The register **zero** always contains the value zero. “Immediate” is just another term for “constant”, in this case **9**, and **a0** is the name of the eleventh register, typically used to store the arguments of a function.

In English, this pseudo-instruction means “load the constant **9** into register **a0**” — so we’ll be using **a0** the way we use **n** in Python.

**If:**  
This is a label. It doesn’t generate any instructions, but lets you name a specific place in the program.

**andi a1, a0, 1**  
The opcode **andi** stands for *bitwise-AND with an Immediate*. In English, this instruction means “take the bitwise-AND of [the contents of **a0**] and [the constant value 1], and place the result in register **a1**.” The immediate 1 is really being represented as a word (32 bits) inside the computer, so we are actually AND-ing with 0...01. The result that we place in **a1** will be 1 if the number in **a0** is odd, and 0 if the number in **a0** is even.

**Check yourself:** Take a moment to figure out why this is the case!

To keep the words from getting tedious, from now on we’ll use a right arrow ⇒ when we’re describing the effect of an instruction, and the running prose will just be a commentary.

---

2The thirty-two registers are numbered 0–31, so we could have referred to **a0** by writing **x10** instead.
\[ \text{bnez } a1, \text{ Else} \]
The opcode \textit{bnez} stands for \textit{Branch if Not Equal to Zero}. This is also a pseudo-instruction for \textit{bne } a1, zero, Else. It can cause the computer to skip ahead (or back) to a different part of the program. Several instruction types do this; the term \textit{branch} is used when the skip is conditional. The term \textit{jump} is used if the skip is unconditional.

⇒ CONTINUE to Then if the number in \textit{a0} is even (\textit{a1} = 0)
⇒ GO TO Else if the number in \textit{a0} is odd (\textit{a1} = 1)

Then:
This is just another label.

\[ \text{srai } a0, a0, 1 \]
\text{Arithmetic right shift by immediate.} An arithmetic shift by 1 turns the binary number \textit{abc...xyz} into \textit{aab...wxy} by duplicating the most-significant bit (MSB) \textit{a} and dropping the least-significant bit (LSB) \textit{z}, whereas a \textit{logical} shift would turn the same number into \textit{0ab...wxy}.[3]

⇒ DIVIDE the number in \textit{a0} by 2 and place the result in \textit{a0}

\[ \text{j } \text{ End} \]
⇒ GO TO End

Else:

\[ \text{slli } a2, a0, 1 \]
\text{Logical left shift by immediate.}

⇒ MULTIPLY the number in \textit{a0} by 2 and place the result in \textit{a2}

\[ \text{add } a0, a2, a0 \]
⇒ ADD the number in \textit{a0} to the number in \textit{a2} (\textit{2 × a0}) and place the result (\textit{3 × a0}) back in \textit{a0}

\[ \text{addi } a0, a0, 1 \]
⇒ ADD 1 to the number in \textit{a0} and place the result in \textit{a0}

End:
We’re done! The register \textit{a0} now contains \textit{a0 ÷ 2} if \textit{a0} was even and \textit{a0 × 3 + 1} if \textit{a0} was odd.

The Collatz conjecture states that for any \textit{n}_0, the sequence \textit{n}_0, \textit{n}_1, \textit{n}_2, \ldots eventually reaches 1 where each \textit{n}_i after \( i = 0 \) is defined as

\[ n_i = \begin{cases} 
\frac{n_{i-1}}{2} & \text{if } n_{i-1} \text{ is even} \\
3n_{i-1} + 1 & \text{if } n_{i-1} \text{ is odd}
\end{cases} \]

Check yourself: How could you modify this program so that it tests the Collatz conjecture? In Python, the Collatz test might look something like this:

\[
\begin{align*}
n & = 9 \\
\text{while } n \neq 1: \\
\quad & \text{if } n \% 2 == 0: \\
\quad & \quad n = n / 2 \\
\quad & \text{else:} \\
\quad & \quad n = 3*n + 1
\end{align*}
\]

[3]When the contents of a register represent a signed binary number, arithmetic right shifts preserve the sign of the number, whereas logical right shifts do not. Since numbers are represented in binary, shifting the digits right by one has the effect of dividing by 2.
This is possible using only the instructions we’ve seen so far, but if you’d like to use others, take a look at the appendices.

Running and Viewing RISC-V Programs

In this section we’re going to introduce tools that help us run and debug our assembly.

The lab repository contains a copy of the code from page 2 (in a file called `collatz.s`). Also in the repo is `assemble-collatz.sh`, which will first assemble the program into binary and then generate a human-readable version. Technically, `assemble-collatz.sh` doesn’t generate an executable binary file, but something similar. One more step would turn it into something you could actually run on a RISC-V processor. To run it, open up the terminal and navigate to the lab repo; then enter the three following commands (only enter the black text after the `$` prompt, the text before it should be similar to what you see):

```
student@some-dialup.mit.edu:~$ cd lab1
student@some-dialup.mit.edu:~/lab1$ ./assemble-collatz.sh
student@some-dialup.mit.edu:~/lab1$ cat collatz.dump
```

At the top of the output (just beneath “Contents of section .text.init”) is the hex representation of the RISC-V binary. Under that (beneath “Disassembly of section .text.init”) is an instruction-by-instruction listing of the program.

```
00000000 <collatz>:
  0: 00900513       li     a0,9

00000004 <If>:
  4: 00157593      andi   a1,a0,1
  8: 00059663      bnez   a1,14 <Else>
```

On the left (0:) is the address of each instruction. Beside that (00900513) is the hex representation of the instruction itself. On the right (li a0, 9) is the assembly. Notice that the addresses are numbered by fours (0, 4, 8, C, 10, 14, …). RISC-V uses byte addresses; and since each instruction is 32 bits, but a byte is 8 bits, each instruction is four bytes apart.

Fundamentally, all programs that your computer will ever run look like this. They may start an address other than 0, they might get moved around if they’re included inside another program, and they may even be interrupted and later resumed. But your computer really does work by only doing many (many, many) small operations like these!

For the rest of 6.004, we’ll be using test suites written by the staff, for two purposes. First, tests help us verify that our programs match the specification—in other words, that they actually do what we think they do. Second, the tests are a method for the staff to prove that you completed the lab (to complement the less exhaustive but more conceptual checkoffs).

The test framework will wrap each of your programs with extra code. If you take a look at a .dump file after assembling your programs, you’ll see the extra instructions (with your work sandwiched in the middle). To generate the files necessary for testing your programs, simply run `make`, like so:

```
student@some-dialup.mit.edu:~/lab1$ make
```
Anytime you change your code, be sure to re-run make.

We provide you with a RISC-V simulator for testing and debugging your code.

To get collatz to work with the simulator, you’ll need to make some small tweaks. Fire up your editor of choice and delete the line containing \texttt{li a0,9} (but not the line containing the label \texttt{collatz}!) Then, add the instruction \texttt{ret} after the label \texttt{End}. Be sure to run make!

To start the simulator, run \texttt{rv_sim_gui}, like so:

\begin{verbatim}
student@some-dialup.mit.edu:˜/lab1$ rv_sim_gui
\end{verbatim}

On the left under Program select collatz, and under Test Case select test 1. Then, at the top, press Load Program.

\textbf{Note:} To select a different program or a different test, you must first press Exit Program. If you modify a program, you must re-run make and then re-load in the simulator.

If you press Run, you should see

\begin{verbatim}
$ Load program collatz with test 1
$ Run:
10:Passed
Lab1.collatz1: PASSED
\end{verbatim}

This is great news! Except it’s not very informative. If our program encountered an error or had a bug in it, all we would see is \texttt{FAILED}. We want something that gives us a better idea of what’s going on.

Hit Exit Program and then Load Program to reset the simulator. This time, press Step a few times. As you press Step, you should see \texttt{PC = 0x...} change and \texttt{Instrs executed = ...} begin to increment. “PC” stands for Program Counter; it is the address of the instruction that the simulator is about to execute. The first four dozen or so steps are setup for the test framework, but if you pressed Step four dozen times you would reach the code for \texttt{collatz}. That would be very tedious, so there’s an additional feature that lets you run the simulation until PC reaches particular addresses. These are called break points.

\begin{quote}
You should Exit and Load again before adding break points.
\end{quote}

Open up \texttt{collatz.dump} and locate the first instruction from \texttt{collatz.s} (try searching for the symbol \texttt{<collatz>}). In the simulator, enter the address of this instruction under Break Points (at the bottom left) as a hexadecimal number with a \texttt{0x}- prefix, and then press Apply.

Now when you hit Run, the simulator will automatically step until PC equals the address you just entered; from this point you can step manually. The default tab (Console Output) is not particularly useful since our programs don’t print anything yet. Instead, select Registers and note the current values of \texttt{a0}, \texttt{a1}, and \texttt{a2}.

With the simulator and source (or disassembly) open side-by-side, step through \texttt{collatz}. Before each step, predict how \texttt{a0}, \texttt{a1}, \texttt{a2}, and PC will change.

\textbf{Check yourself:} In test 1, does the simulation branch to \texttt{<Else>} (the case when \texttt{a0} is initially odd) or continue on to \texttt{<Then>} (the case when \texttt{a0} is initially even)? How about in test 2?
Main Memory

In this section we’re going to (A) learn how to access main memory, and (B) get more practice by finishing another program. (After that, you’ll write your first complete RISC-V program!)

At the top of the next page is a Python function designed to find the largest word in an array. An array is a collection of elements (such as bytes, words, double words, &c) that are evenly spaced. As a result, the location of the \( n \)th element is always

\[
\text{array starting address + (} n \times \text{constant}).
\]

For an array of words, the \( n \)-th word in the array is located at \((\text{start of array} + 4 \times n)\), since RISC-V memory is indexed by byte and each word is four bytes long.

The function takes two arguments: \( p \), which is the start of the array, traditionally called the pointer to the array; and \( n \), which is the number of elements in the array. To make our Python function a little more like assembly (so that it’s easier to translate), we’ll imagine that we have memory arranged just like it is in RISC-V (as a really, really long sequence of bytes).

Memory = ... # lots and lots of bytes

```python
def load_word(addr):
    return int(Memory[addr:addr+4])
```

Idiomatic Python

```python
def maximum(p, n):
    largest_so_far = 0
    for i in range(n):
        w = load_word(p + 4*i)
        if w > largest_so_far:
            largest_so_far = w
    return largest_so_far
```

Alternate Version (closer to RISC-V)

```python
def maximum(p, n):
    largest_so_far = 0
    while n != 0:
        w = load_word(p)
        if w > largest_so_far:
            largest_so_far = w
        p = p + 4
        n = n - 1
    return largest_so_far
```

Our assembly version of this program will be subject to these constraints:

A. When our function is called, the argument \( p \) (the starting address of the array) will be stored in \( a0 \) and the argument \( n \) (the size of the array) will be stored in \( a1 \).

B. Our function should store its result (the largest word in the array) in \( a0 \) and end with a \text{ret} instruction.

C. Our function should only use the \( a0-a7 \) registers.

One good recipe for translating Python code into RISC-V is the following four-step process. You’ll be responsible for most of step 2:

1. Decide which registers will be used for which variables. It was stipulated that \( p \leftrightarrow a0 \) and \( n \leftrightarrow a1 \). Let’s (arbitrarily) decide that \( \text{largest\_so\_far} \leftrightarrow a2 \) (which we’ll copy to \( a0 \) when we’re done) and \( w \leftrightarrow a3 \).
2. Convert variable assignments and mathematical operations into register-register arithmetic and load/store instructions.

3. Convert if/else statements into branches.

4. Convert loops (for, while, &c) into branches and jumps.

There are several ways to implement loops; the following examples on this page demonstrate two ways of doing step 4. The ellipses (...) indicate an instruction that you will eventually fill in.

**Condition at Bottom**

```riscv
maximum:
    li a2, 0 // load immediate 0 into a2 (largest_so_far)
loop:
    lw a3, 0(a0) // load word at [[address stored in a0] + 0] into a3 (w)
    ble a3, a2, continue // skip next instruction if a3 (w) ≤ a2 (largest_so_far)
... continue:
    ...
    bnez a1, loop // go to top of loop if a1 (n) = 0
done:
    ...
```

**Condition at Top**

```riscv
maximum:
    li a2, 0 // load immediate 0 into a2 (largest_so_far)
loop:
    beqz a1, done // go to <done> if a1 (n) = 0
    lw a3, 0(a0) // load word at [[address stored in a0] + 0] into a3 (w)
    ble a3, a2, continue // skip next instruction if a3 (w) ≤ a2 (largest_so_far)
... continue:
    ...
    j loop // go to top of loop
done:
    ...
```
The really new feature here is the `lw a3, 0(a0)` instruction. The opcode `lw` stands for *Load Word*. It gives us a way to move data from main memory (which is spacious but slow) to a register, so that we can do arithmetic with it. It works like this:

```
lw rd, imm(rs)
```

Suppose the content of the register `rs` is some number `n`. Then the word at address `(n + imm)` in memory will be loaded into register `rd`. For example, if the value of `rs` was `0x 0004 0100` and `imm` was `8`, then the word located at address `0x 0004 0108` will be put into `rd`.

To put a word back into memory, we can use the `sw (Store Word)` instruction, which works similarly.

```
sw rs2, imm(rs1)
```

Suppose the content of the register `rs1` is some number `n`. Then the word in register `rs2` will be copied into memory at address `(n + imm)`.

If you open up `maximum.s`, you’ll notice that the staff have already written the load instruction for you. This gives you an opportunity to see it before you use it; in the last part of the lab, you’ll have to write your own loads and stores.

Complete `maximum.s` and get it to pass all of the tests in the simulator.

### Triangular Numbers

The triangular numbers count the number of objects in arrangements that look like triangles. The first few are 1, 3, 6, and 10.

If you open up `triangular.s`, you’ll find a Python implementation of a function that computes the `n`th triangular number given `n`. Your task is to translate this function into assembly. Your version will be subject to these constraints:

A. When the function is called, the argument `n` will be stored in `a0`.

B. The function should store its result in `a0` and end with a `ret` instruction.

C. The function should only use the `a0–a7` registers.

**Exercise 1 (30%)**: Complete `triangular.s` and get it to pass all of the tests in the simulator.
Bubblesort

Bubblesort—so named because smaller elements float up to the top of the array over time if you visualize it—is a relatively simple algorithm that works by swapping adjacent elements until everything is in order. The file bubblesort.s contains a template for bubble sort; inside is a blank function called sort.

Exercise 2 (70%): Implement the bubblesort function in RV32 assembly, subject to the following constraints:

1. The array to sort is stored in memory in a contiguous range of addresses, and is passed to sort using two arguments. When sort is called, the starting address of the array will be stored in a0 and the number of elements in the array will be stored in a1.

2. The sort function should modify the array directly, and need not return any value.

3. The sort function should only use the a0-a7 registers.

4. Your implementation should only use the subset of RV32 I that we use in this course. This includes all its instructions except sub-word loads and stores (lb, lbu, lh, lhu, lb, sb, sh) and auipc. The simulator only supports this subset. Using an instruction outside this subset will cause an illegal instruction exception.

The file bubblesort.s also contains Python and C implementations of the Bubble sort algorithm to serve as the basis for your work. As before, assemble your code by running make and execute the generated binary by running rv_sim_gui. Alternatively, you can run the tests by entering

```
student@some-dialup.mit.edu:~/lab1$ rv_sim bubblesort
```

To run tests one a time, enter

```
student@some-dialup.mit.edu:~/lab1$ rv_sim bubblesort k
```

where k is 1, 2, 3, 4, or 5. For more information on the command line interface to the simulator, see the appendices.

Discussion Questions: Be prepared to walk through any of the code (including collatz maximum, triangular, and bubblesort) with a staff member during checkoff, and predict how the register contents will change after each instruction before actually stepping the simulator.
1 Appendix: RISC-V ISA Reference

Notes:
- For this lab, you should only use the subset of RV32I instructions presented in this appendix. Using unsupported instructions (sub-word loads and stores and AUIPC) will cause errors when you try to simulate the program (using `rv_sim` or `rv_sim_gui`). You are encouraged to use pseudo-instructions to simplify your code.
- Follow the RISC-V calling convention when writing your code. The test program that your code will be linked to follows the RISC-V calling convention. If you overwrite registers that the test program uses (e.g., using a callee-saved register without saving and restoring it as the convention mandates), you may cause it to misbehave, even if there is no other error within your code.
### MIT 6.004 ISA Reference Card: Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Syntax</th>
<th>Description</th>
<th>Execution</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUI</td>
<td>lui rd, immU</td>
<td>Load Upper Immediate</td>
<td>reg[rd] &lt;= immU &lt;= 12</td>
</tr>
<tr>
<td>JAL</td>
<td>jal rd, immJ</td>
<td>Jump and Link</td>
<td>reg[rd] &lt;= pc + 4</td>
</tr>
<tr>
<td>JALR</td>
<td>jalr rd, rs1, immJ</td>
<td>Jump and Link Register</td>
<td>reg[rd] &lt;= pc + 4</td>
</tr>
<tr>
<td>BEQ</td>
<td>beq rs1, rs2, immB</td>
<td>Branch if =</td>
<td>pc &lt;= (reg[rs1] == reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>BNE</td>
<td>bne rs1, rs2, immB</td>
<td>Branch if ≠</td>
<td>pc &lt;= (reg[rs1] != reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>BLT</td>
<td>blt rs1, rs2, immB</td>
<td>Branch if &lt; (Signed)</td>
<td>pc &lt;= (reg[rs1] &lt; reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>BGE</td>
<td>bge rs1, rs2, immB</td>
<td>Branch if ≥ (Signed)</td>
<td>pc &lt;= (reg[rs1] &gt;= reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>BLTU</td>
<td>bltu rs1, rs2, immB</td>
<td>Branch if &lt; (Unsigned)</td>
<td>pc &lt;= (reg[rs1] &lt; reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>BGEU</td>
<td>bgeu rs1, rs2, immB</td>
<td>Branch if ≥ (Unsigned)</td>
<td>pc &lt;= (reg[rs1] &gt;= reg[rs2]) ? pc + immB : pc + 4</td>
</tr>
<tr>
<td>LW</td>
<td>lw rd, immI(rs1)</td>
<td>Load Word</td>
<td>reg[rd] &lt;= mem[reg[rs1] + immI]</td>
</tr>
<tr>
<td>SW</td>
<td>sw rs2, immS(rs1)</td>
<td>Store Word</td>
<td>mem[reg[rs1] + immS] &lt;= reg[rs2]</td>
</tr>
<tr>
<td>ADDI</td>
<td>addi rd, rs1, immI</td>
<td>Add Immediate</td>
<td>reg[rd] &lt;= reg[rs1] + immI</td>
</tr>
<tr>
<td>SLTI</td>
<td>slti rd, rs1, immI</td>
<td>Compare &lt; Immediate</td>
<td>reg[rd] &lt;= (reg[rs1] &lt; immI) ? 1 : 0</td>
</tr>
<tr>
<td>SLTIU</td>
<td>sltiu rd, rs1, immI</td>
<td>Compare &lt; Immediate</td>
<td>reg[rd] &lt;= (reg[rs1] &lt; immI) ? 1 : 0</td>
</tr>
<tr>
<td>XORI</td>
<td>xori rd, rs1, immI</td>
<td>XOR Immediate</td>
<td>reg[rd] &lt;= reg[rs1] ^ immI</td>
</tr>
<tr>
<td>ANDI</td>
<td>andi rd, rs1, immI</td>
<td>And</td>
<td>reg[rd] &lt;= reg[rs1] &amp; immI</td>
</tr>
<tr>
<td>SLLI</td>
<td>slli rd, rs1, immI</td>
<td>Shift Left Logical Immediate</td>
<td>reg[rd] &lt;= reg[rs1] &lt;&lt; immI</td>
</tr>
<tr>
<td>SRLI</td>
<td>srlI rd, rs1, immI</td>
<td>Shift Right Logical Immediate</td>
<td>reg[rd] &lt;= reg[rs1] &gt;&gt; immI</td>
</tr>
<tr>
<td>SRAI</td>
<td>srai rd, rs1, immI</td>
<td>Shift Right Arithmetic Immediate</td>
<td>reg[rd] &lt;= reg[rs1] &gt;&gt;, immI</td>
</tr>
<tr>
<td>ADD</td>
<td>add rd, rs1, rs2</td>
<td>Add</td>
<td>reg[rd] &lt;= reg[rs1] + reg[rs2]</td>
</tr>
<tr>
<td>SUB</td>
<td>sub rd, rs1, rs2</td>
<td>Subtract</td>
<td>reg[rd] &lt;= reg[rs1] - reg[rs2]</td>
</tr>
<tr>
<td>SLL</td>
<td>sll rd, rs1, rs2</td>
<td>Shift Left Logical</td>
<td>reg[rd] &lt;= reg[rs1] &lt;&lt; reg[rs2]</td>
</tr>
<tr>
<td>SRT</td>
<td>srt rd, rs1, rs2</td>
<td>Shift Right Logical</td>
<td>reg[rd] &lt;= reg[rs1] &gt;&gt;, reg[rs2]</td>
</tr>
<tr>
<td>SRA</td>
<td>sra rd, rs1, rs2</td>
<td>Shift Right Arithmetic</td>
<td>reg[rd] &lt;= reg[rs1] &gt;&gt;, reg[rs2]</td>
</tr>
<tr>
<td>OR</td>
<td>or rd, rs1, rs2</td>
<td>Or</td>
<td>reg[rd] &lt;= reg[rs1]</td>
</tr>
<tr>
<td>AND</td>
<td>and rd, rs1, rs2</td>
<td>And</td>
<td>reg[rd] &lt;= reg[rs1] &amp; reg[rs2]</td>
</tr>
</tbody>
</table>

### MIT 6.004 ISA Reference Card: Pseudoinstructions

<table>
<thead>
<tr>
<th>Pseudoinstruction</th>
<th>Description</th>
<th>Execution</th>
</tr>
</thead>
<tbody>
<tr>
<td>li rd, constant</td>
<td>Load Immediate</td>
<td>reg[rd] &lt;= constant</td>
</tr>
<tr>
<td>mv rd, rs1</td>
<td>Move</td>
<td>reg[rd] &lt;= reg[rs1] + 0</td>
</tr>
<tr>
<td>not rd, rs1</td>
<td>Logical Not</td>
<td>reg[rd] &lt;= reg[rs1]’’~1</td>
</tr>
<tr>
<td>neg rd, rs1</td>
<td>Arithmetic Negation</td>
<td>reg[rd] &lt;= 0 - reg[rs1]</td>
</tr>
<tr>
<td>j label</td>
<td>Jump</td>
<td>pc &lt;= label</td>
</tr>
<tr>
<td>jal label</td>
<td>Jump and Link with ra</td>
<td>reg[ra] &lt;= pc + 4</td>
</tr>
<tr>
<td>jr rs</td>
<td>Jump Register</td>
<td>pc &lt;= reg[rs1] &amp; ’’~1</td>
</tr>
<tr>
<td>jalr rs</td>
<td>Jump and Link Register with ra</td>
<td>reg[ra] &lt;= pc + 4</td>
</tr>
<tr>
<td>ret</td>
<td>Return from Subroutine</td>
<td>pc &lt;= reg[ra]</td>
</tr>
<tr>
<td>bgt rs1, rs2, label</td>
<td>Branch &gt; (Signed)</td>
<td>pc &lt;= (reg[rs1] &gt; reg[rs2]) ? label : pc + 4</td>
</tr>
<tr>
<td>bie rs1, rs2, label</td>
<td>Branch ≅ (Signed)</td>
<td>pc &lt;= (reg[rs1] == reg[rs2]) ? label : pc + 4</td>
</tr>
<tr>
<td>bgtu rs1, rs2, label</td>
<td>Branch &gt; (Unsigned)</td>
<td>pc &lt;= (reg[rs1] &gt; reg[rs2]) ? label : pc + 4</td>
</tr>
<tr>
<td>bleu rs1, rs2, label</td>
<td>Branch ≤ (Unsigned)</td>
<td>pc &lt;= (reg[rs1] &lt; reg[rs2]) ? label : pc + 4</td>
</tr>
<tr>
<td>beq rs1, label</td>
<td>Branch = 0</td>
<td>pc &lt;= (reg[rs1] == 0) ? label : pc + 4</td>
</tr>
<tr>
<td>bnez rs1, label</td>
<td>Branch ≠ 0</td>
<td>pc &lt;= (reg[rs1] != 0) ? label : pc + 4</td>
</tr>
<tr>
<td>bltz rs1, label</td>
<td>Branch &lt; 0 (Signed)</td>
<td>pc &lt;= (reg[rs1] &lt; 0) ? label : pc + 4</td>
</tr>
<tr>
<td>bgez rs1, label</td>
<td>Branch ≥ 0 (Signed)</td>
<td>pc &lt;= (reg[rs1] &gt;= 0) ? label : pc + 4</td>
</tr>
<tr>
<td>bgtz rs1, label</td>
<td>Branch &gt; 0 (Signed)</td>
<td>pc &lt;= (reg[rs1] &gt; 0) ? label : pc + 4</td>
</tr>
<tr>
<td>blez rs1, label</td>
<td>Branch ≤ 0 (Signed)</td>
<td>pc &lt;= (reg[rs1] &lt;= 0) ? label : pc + 4</td>
</tr>
</tbody>
</table>
MIT 6.004 ISA Reference Card: Calling Convention

<table>
<thead>
<tr>
<th>Registers</th>
<th>Symbolic names</th>
<th>Description</th>
<th>Saver</th>
</tr>
</thead>
<tbody>
<tr>
<td>x0</td>
<td>zero</td>
<td>Hardwired zero</td>
<td>—</td>
</tr>
<tr>
<td>x1</td>
<td>ra</td>
<td>Return address</td>
<td>Caller</td>
</tr>
<tr>
<td>x2</td>
<td>sp</td>
<td>Stack pointer</td>
<td>Callee</td>
</tr>
<tr>
<td>x3</td>
<td>gp</td>
<td>Global pointer</td>
<td>—</td>
</tr>
<tr>
<td>x4</td>
<td>tp</td>
<td>Thread pointer</td>
<td>—</td>
</tr>
<tr>
<td>x5-x7</td>
<td>t0-t2</td>
<td>Temporary registers</td>
<td>Caller</td>
</tr>
<tr>
<td>x8-x9</td>
<td>s0-s1</td>
<td>Saved registers</td>
<td>Callee</td>
</tr>
<tr>
<td>x10-x11</td>
<td>a0-a1</td>
<td>Function arguments and return values</td>
<td>Caller</td>
</tr>
<tr>
<td>x12-x17</td>
<td>a2-a7</td>
<td>Function arguments</td>
<td>Caller</td>
</tr>
<tr>
<td>x18-x27</td>
<td>s2-s11</td>
<td>Saved registers</td>
<td>Callee</td>
</tr>
<tr>
<td>x28-x31</td>
<td>t3-t6</td>
<td>Temporary registers</td>
<td>Caller</td>
</tr>
</tbody>
</table>

MIT 6.004 ISA Reference Card: Instruction Encodings

<table>
<thead>
<tr>
<th>funct7</th>
<th>rs2</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>funct3</td>
<td>rd</td>
<td>opcode</td>
</tr>
<tr>
<td>imm[31:12]</td>
<td>rd</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Rv32I Base Instruction Set (MIT 6.004 subset)

<table>
<thead>
<tr>
<th>imm[11:0]</th>
<th>rs2</th>
<th>rs1</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs2</td>
<td>rs1</td>
<td>imm[4:0]</td>
<td>0000011</td>
</tr>
</tbody>
</table>

| imm[11:0] | rs2 | rs1 | imm[4:0] | 0000011 | XOR |
| imm[11:0] | rs2 | rs1 | imm[4:0] | 0000011 | SRL |
| imm[11:0] | rs2 | rs1 | imm[4:0] | 0000011 | SRA |
| imm[11:0] | rs2 | rs1 | imm[4:0] | 0000011 | OR |
| imm[11:0] | rs2 | rs1 | imm[4:0] | 0000011 | AND |
2 Appendix: RISC-V Simulator Reference

We provide two simulator versions, one with a command line interface (CLI) and one with a graphical user interface (GUI). This appendix details how to interact with the GUI simulator to debug your code.

Before getting started, make sure that you have run `make` successfully. For lab 1, check that files `triangular.vmh` and `bubblesort.vmh` exist.

2.1 Graphical User Interface

Start the simulator using the following command:

```
rv_sim_gui
```

**GUI simulator workflow:** Select the program and the test case you want to run. Then click the ‘Load Program’ button.

Click ‘Run’ to let the machine execute the program to completion. Click ‘Step’ to let the machine execute the next instruction only. If a break point is reached, the execution will stop.

You can optionally set and modify break points before clicking ‘Run’ or ‘Step’. Make sure you enter the PCs of the break points separated by spaces before clicking ‘Apply’. [Section 2.2](#) explains how to locate the address of a specific instruction to set a break point.

Multiple tabs display the output of the program together with the machine state, including register contents and memory contents.

Click ‘Exit Program’ to quit the execution of the current program. After that, the machine is ready to load another program.

2.2 Finding the address of an instruction

After running ‘make’, a `.dump` file will be generated for each program. The `.dump` file shows the assembler mnemonics for the machine instructions from the program.

`bubblesort.dump` can be very useful to debug `bubblesort.s`. For instance, if you compile without any modification to `bubblesort.s`, and search `<<sort>:` in the generated `bubblesort.dump`, you would see contents similar to the following:

```
00000038 <sort>:
38: 00008067 ret
```

This indicates that the address of both the label `<sort>` and the (pseudo)instruction `ret` is `0x38`, and the instruction encoding is `0x00008067`. Therefore, you can set a break point at `0x38` if you want your program to stop right before executing `ret`. 