6.004 Tutorial Problems
L18 – Virtual Memory

- Memory management unit
- Virtual addresses (VAs)
- Physical addresses (PAs)
- Page Map

Virtual Page #

32-bit virtual address

Look in TLB: VPN→PPN cache

Page fault (handled by SW)
Note: A subset of problems are marked with a red star (★). We especially encourage you to try these out before recitation.

**Problem 1. ★**

The micro-RISC has a 12-bit virtual address, an 11-bit physical address and uses a page size of 256 (= 2^8) bytes. The micro-RISC has been running for a while and at the current time the page table has the contents shown on the right. Assume all physical pages are currently in use.

(A) Assuming each page table entry contains the usual dirty (D) and resident (R) bits, what is the total size of the page table in bits

\[
\text{Size of page table (bits): } 2^4 \times 5 = 80
\]

Since each page is 2^8 bytes, the page offset is 8 bits. A 12-bit Virtual Address means the VPN is then 4 bits. And an 11-bit Physical address gives us a PPN of 3 bits.

Each table entry is then 2(Dirty, Resident)+3(PPN)=5bits

4-bit VPN means we have 2^4 entries, for 80 total bits

(B) The following load instruction, located at virtual address 0x0BC, is about to be executed.

\[
lw x1, 0x2C8(x0)
\]

**Lower 8 bits are offset, VPN is bits 11:8**

- 0x0BC => VPN=0 => PPN=2
- 0x2C8 => VPN=2 => PPN=4

Attach PPN back to offset

- 0x0BC => 0x2Bc
- 0x2C8 => 0x4C8

When the instruction is executed, what main memory locations are accessed by the instruction fetch and then the memory access initiated by the LW? Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

**Physical address for instruction fetch: 0x___2BC_______**

**Physical addr for data read by LW instruction: 0x___4C8_____**
(C) A few instructions later, the following instruction, located at virtual address 0x0CC, is executed:

```
sw x1, 0(x2)  // current value of X2 = SP = 0x600
```

Please mark up the page table to show its contents after the SW has been executed. Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

Remember to show any changes to the dirty and resident control bits as well as updates to the physical page numbers. If an entry in the page table no longer matters, please indicate that by replacing it with “— 0 ——” for the D, R and PPN entries.

Show updated contents of page table

```
0x0cc => VPN=0 => PPN = 2
0x600 => VPN=6 => page fault, because nothing is resident. So, we have to evict the LRU page (E), which also means we have to write back PPN 5 to disk because D=1, dirty. Now, PPN 5 is available for VPN 6, and we set dirty to 1 because the instruction is a store instruction.
```
**Problem 2.**

Consider a RISC-V processor that includes a 40-bit virtual address, an MMU that supports 4096 ($2^{12}$) bytes per page, $2^{32}$ bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a RISC-V processor that uses a larger (>= 40 bit) word size.

(A) What is the size of the page table for this processor? Assuming the page table includes the standard dirty and resident bits, specify the width of each page table entry in bits, and number of entries in the page table.

$2^{12}$ bytes per page gives 12 offset bits. That means we have 28 bits left for the VPN in the 40 bit VA and 20 bits left in the 32 bit PA.

Size of page table entry in bits: __20(PPN)+2(Dirty, Resident)=22______

Number of entries in the page table: ___$2^{28}$ (number of possible VPNs)______

(B) The following test program is running on this RISC-V processor. The first 8 locations of the page table, just before executing this test program, are shown below; the least-recently-used page (“LRU”) and next least-recently-used page (“next LRU”) are as indicated. This RISC-V processor also has a 4 element, fully associative, Translation Lookaside Buffer (TLB) that caches page table translations from VPN to PPN.

```
lui x3, 2
lw x5, 0x600(x3)
lui x3, 4
sw x5, 0x100(x3)
```

<table>
<thead>
<tr>
<th>VPN</th>
<th>D</th>
<th>R</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0x7</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0x5</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0x3</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0x1</td>
</tr>
<tr>
<td>4</td>
<td>-1</td>
<td>0</td>
<td>-0x1</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0x0</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>0x2</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>0x6</td>
</tr>
</tbody>
</table>

For each virtual page that is accessed by this program, specify the **VPN**, whether or not it results in a **TLB hit** on the first access to that page, whether or not it results in a **page fault**, and the **PPN** that the page ultimately maps to. **You may not need to use all rows of the table**.

<table>
<thead>
<tr>
<th>VPN</th>
<th>TLB Hit (Yes/No)</th>
<th>Page Fault (Yes/No)</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No</td>
<td>No</td>
<td>7</td>
</tr>
<tr>
<td>2</td>
<td>Yes</td>
<td>No</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>No</td>
<td>Yes</td>
<td>1</td>
</tr>
</tbody>
</table>

The VPN is the upper 28 bits of each address.
lw: 0x600+0x2000=0x2600=0b0010_0110_0000_0000, VPN=2
sw: 0x100+0x4000=0x4100, VPN=4

(C) Which physical pages, if any, need to be written to disk during the execution of the test program in part B?

Physical page numbers written to disk or NONE: ___ 1 ______

(D) What is the physical address of the LW instruction?

Physical address of LW instruction: 0x____ 7004_____

The LW instruction is at address 0x4, giving VPN=0 which translates to PPN=7

Now reattach the page offset of 0x004 and we get 0x7004

Problem 3.

Consider a RISC-V processor that includes a 32-bit virtual address, an MMU that supports 4096 (2^{12}) bytes per page, 2^{24} bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

(A) The designers are thinking about implementing the page table using a separate SRAM memory with L entries, where each entry has B bits. If the page table includes the standard dirty and resident bits, what are the appropriate values for the parameters L and B?

2^{12} bytes per page gives 12 offset bits. That means we have 20 bits left for the VPN in the 32 bit VA and 12 bits left in the 24 bit PA

Appropriate value for the parameter L: ____2^{20} (number of possible VPNs)_____

Appropriate value for the parameter B: ___12(PPN)+2(Dirty, Resident)=14_____

(B) If the designers decide to decrease the page size to 2048 (2^{11}) bytes but keep the same size virtual and physical addresses, what affect will the change have on the following architectural parameters? Use a letter “a” through “e” to indicate how the new value of the parameter compares to the old value of the parameter:

One less bit of page offset means 1 more bit for VPN and PPN

(a) doubled      (b) increased by 1      (c) stays the same      (d) decreased by 1      (e) halved

One more bit of PPN in the entry

Size of page table entry in bits: _B_

One more VPN bit, double # of VPNs

Number of entries in the page table: _A_

Maximum percentage of virtual memory that can be resident at any given time: ___C___

Old: 2^{12}/2^{20}=2^{-8}, new: 2^{13}/2^{21}=2^{-8}
(D) A test program has been running on the RISC-V with a page size of \(2^{12}\) bytes and has been halted \textit{just before} execution of the following instruction at location 0x1234. Assume the current contents of x2 are 0x3000.

\[
\text{sw x1, 0x4C8(x2) | PC = 0x1234}
\]

\[\text{VA=0x34c8, VPN=3, not resident}\]

The first 8 locations of the page table at the time execution was halted are shown to the right; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and the SW instruction is executed.

Please \textit{show the contents of the page table} after the SW instruction has completed execution by crossing out any values that changed and writing in their new values. Note that the D and PPN fields for a non-resident page do not need to be specified.

(E) Which physical pages, if any, need to be written to disk during the execution of the SW instruction in part (D)?

**Physical page numbers written to disk or NONE: __7___**

Since the desired page is not resident, we have to evict the LRU page. That’s ppn 0x7, and it happens to be dirty so we have to write it back to disk.

\[\text{VPN} \quad D \quad R \quad PPN\]
\[
\begin{array}{ccc}
0 & 1 & 1 & 0x1 \\
1 & 0 & 1 & 0x0 \\
2 & 1 & 1 & 0x6 \\
3 & - & 0 & 1 & --0x7 \\
4 & 0 & 1 & 0x4 \\
5 & 0 & 1 & 0x2 \\
6 & 1 & - & 1 & 0x7 \\
7 & 0 & 1 & 0x3 \\
\end{array}
\]

Next LRU→ 4
LRU→ 6

Problem 4. ★

Consider a virtual memory system that uses a single-level page table to translate virtual addresses into physical addresses. Each of the questions below asks you to consider what happens when \textit{just ONE} of the design parameters (page size, virtual memory size, physical memory size) of the original system is changed. \textit{Circle the correct answer}.

(A) If the physical memory size (in bytes) is \textbf{doubled}, the number of entries in the page table

\begin{itemize}
  \item[(a)] stays the same
  \item[(b)] doubles
  \item[(c)] is reduced by half
  \item[(d)] increases by one
  \item[(e)] decreases by one
\end{itemize}

\textit{# entries only depends on # bits of VPN}

\[\text{VA same size, VPN is one bit larger}\]

(B) If the page size (in bytes) is \textbf{halved}, the number of entries in the page table

\begin{itemize}
  \item[(a)] stays the same
  \item[(b)] doubles
  \item[(c)] is reduced by half
  \item[(d)] increases by one
  \item[(e)] decreases by one
\end{itemize}

\[\text{PPN is one bit smaller}\]

(C) If the virtual memory size (in bytes) is \textbf{doubled}, the number of bits in each entry of the page table

\begin{itemize}
  \item[(a)] stays the same
  \item[(b)] doubles
  \item[(c)] is reduced by half
  \item[(d)] increases by one
  \item[(e)] decreases by one
\end{itemize}

Entry only has PPN and dirty/resident bits

(D) If the page size (in bytes) is \textbf{doubled}, the number of bits in each page table entry

\begin{itemize}
  \item[(a)] stays the same
  \item[(b)] doubles
  \item[(c)] is reduced by half
  \item[(d)] increases by one
  \item[(e)] decreases by one
\end{itemize}

\[\text{VPN is one bit larger}\]
Consider a virtual memory system for a new processor with 4096 \(2^{12}\) virtual pages and 16384 \(2^{14}\) physical pages where each page contains 1024 \(2^{10}\) bytes. The first 8 entries of the current page table are shown below:

<table>
<thead>
<tr>
<th>index</th>
<th>D</th>
<th>R</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0x22</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0x01</td>
</tr>
<tr>
<td>2</td>
<td>--</td>
<td>0</td>
<td>--</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0x02</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>0x03</td>
</tr>
<tr>
<td>5</td>
<td>--</td>
<td>0</td>
<td>--</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>0x15</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(E) What is the total number of bits in the page table?

**Total number of bits in the page table: \(2^{12} \times 16 = 2^{16}\)**

\(2^{12}\) Virtual pages/entries*(Dirty:1+Resident:1+PPN:14) = \(2^{12} \times 16\)

(F) Which address bits from the CPU are used to choose an entry from the page table?

**Address bits used to choose page table entry: A[ _21_ : _10_ ]**

We have a 10 bit page offset, so we start after the 10 lowest bits

(G) What is the physical address for the word at virtual location 0x1234? Write “not resident” if the location is not currently present in physical memory.

**Physical address for byte at virtual address 0x1234 or “not resident”: 0xE34**

0x1234=0001_0010_0011_0100 (bold bits are offset)
VPN=4 translates to PPN=3, reattach offset
0000_1110_0011_0100 = 0xE34

(H) Briefly explain what action caused the D bit for page 6 to be 1.

**A store instruction wrote to a location in virtual page 6**

---

6.004 Fall 2020 Worksheet - 7 of 15 - L18 – Virtual Memory
Problem 5.

(A) A particular RISC-V implementation has 32-bit virtual addresses, 32-bit physical addresses and a page size of $2^{12}$ bytes. A test program has been running on this RISC-V and has been halted *just before* execution of the following instruction at location 0x1FFC. Assume $x_2 = 0x3000$ and $x_3 = 0x6000$ just prior to executing these instructions.

12 bits of page offset, 20 bit VPN and PPN

\[
\text{lw } x1, 0x4C8(x2) \quad | \quad \text{PC} = 0x1FFC \\
\text{sw } x1, 0x4(x3) \quad | \quad \text{PC} = 0x2000
\]

Access 0x4C8+0x3000=0x34C8 for LW, 0x4+0x6000=0x6004 for SW

LW inst: \( \text{VA}=1FFC, \text{VPN}=1, \text{PPN}=0 \)
LW access: \( \text{VA}=34C8, \text{VPN}=3, \text{miss, evict LRU} \) from VPN 2, PPN=6

SW inst: \( \text{VA}=2000, \text{VPN}=2, \text{miss, evict next LRU VPN} 4, \text{PPN}=4 \)
SW access: \( \text{VA}=6004, \text{VPN}=6, \text{PPN}=7 \)

The first 8 locations of the page table at the time execution was halted are shown below; the least recently used page (“LRU”) and next least recently used page (“next LRU”) are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and both the LW and SW instructions are executed.

Please show the contents of the page table after the SW instruction has completed execution by crossing out any values that changed and writing in their new values.

<table>
<thead>
<tr>
<th>VPN</th>
<th>D</th>
<th>R</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0x1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0x0</td>
</tr>
<tr>
<td>LRU</td>
<td>1</td>
<td>0,1</td>
<td>0x6 0x4</td>
</tr>
<tr>
<td>3</td>
<td>--</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Next LRU</td>
<td>0</td>
<td>1</td>
<td>0x4</td>
</tr>
</tbody>
</table>

(B) Which physical pages, if any, needed to be written to disk during the execution of the LW and SW instructions?

Physical page numbers written to disk or NONE: 6

PPN 6 had its dirty bit set when we evicted it, so we write it back to disk.
(C) Please give the 32-bit physical memory addresses used for the four memory accesses associated with the execution of the LW and SW instruction.

32-bit physical memory address of LW instruction: 0x____0FFC________

32-bit physical memory address of data read by LW: 0x___64C8________

32-bit physical memory address of SW instruction: 0x___4000_______

32-bit physical memory address of data written by SW: 0x____7004______

See previous page for explanations
Problem 6. ★

Consider a system with 40-bit virtual addresses, 36-bit physical addresses, and 64 KB \(2^{16}\) bytes) pages. The system uses a page table to translate virtual addresses to physical addresses; each page table entry include dirty (D) and resident (R) bits.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a processor that uses a larger (>= 40 bit) word size.

16 bit offset, 40-16=24 bit VPN, 36-16=20 bit PPN

(A) (2 points) Assuming a flat page table, what is the size of each page table entry, and how many entries does the page table have?

**Size of page table entry in bits:** \(20(\text{PPN}) + 2(\text{Dirty, Resident}) = 22\)________

**Number of entries in the page table:** \(2^{24}\) (number of possible VPNs)________

(B) (1 point) If you changed the system to use 16 KB \(2^{14}\) bytes) pages instead of 64 KB pages, how would the number of entries in the page table change? Please give the ratio of the new size to the old size.

2 less bits of offset means 2 more bits of VPN and PPN. 2 more VPN bits means 4x the number of page table entries

\[
\frac{\text{(# entries with 16 KB pages)}}{\text{(# entries with 64 KB pages)}}: 4
\]

Assume 64 KB pages for the rest of this exercise.

(C) (6 points) The contents of the page table and TLB are shown to the right. The page table uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. **Assume each access starts with the TLB and Page Table state shown to the right.**

<table>
<thead>
<tr>
<th>VPN</th>
<th>TLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPN</td>
<td>(tag)</td>
</tr>
<tr>
<td>0x0</td>
<td>1</td>
</tr>
<tr>
<td>0x3</td>
<td>0</td>
</tr>
<tr>
<td>0x5</td>
<td>1</td>
</tr>
<tr>
<td>0x2</td>
<td>1</td>
</tr>
</tbody>
</table>

**Fill in table below**

<table>
<thead>
<tr>
<th>Virt Addr (in hex)</th>
<th>PPN (in hex)</th>
<th>Phys Addr (in hex)</th>
<th>TLB Miss?</th>
<th>Page Fault?</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x06004</td>
<td><em>0xBE7A</em></td>
<td><strong>0xBE7A6004</strong></td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>0x30286</td>
<td><em>0x8</em></td>
<td>_<em>0x80286</em></td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>0x68030</td>
<td><em>0x70</em></td>
<td>_<em>0x708030</em></td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>0x4BEEF</td>
<td><em>0x8</em></td>
<td>_<em>0x8BEEF</em></td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>0x70</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Problem 7. (SP’20 Quiz 3 Problem 3)**

For the following questions, assume a processor with 64-bit virtual addresses, 40-bit physical addresses and page size of 4096 \(2^{12}\) bytes per page. The Page Table of this processor uses an LRU replacement strategy, and handles missing pages using a page fault handler.

A) What is the size of the page table? Assume that each page table entry includes a **dirty bit** and a **resident bit**. Specify the number of page table entries and the width of each entry.

- **Number of entries in the page table:** \(2^{52}\)
- **Width of each page table entry (bits):** 30

B) What is the maximum fraction of virtual memory that can be resident in physical memory at any given time (assuming the page table is not in physical memory)?

- **Max fraction of virtual memory that can be resident in physical memory:** \(1/2^{24}\)

C) If we half the size of virtual memory but keep the same physical address length and page size \(2^{12}\) bytes per page), what effect will the change have on the size of a page table entry and on the number of entries in the page table? Use a letter “a” through “e” to indicate how the new value of the parameter compares to the old value of the parameter:

- (a) doubled
- (b) increased by 1
- (c) stays the same
- (d) decreased by 1
- (e) halved

- **Number of entries in the page table:** e
- **Width of each page table entry in bits:** e
D) The following program fragment is executed and a record is made of the inputs and outputs of the Memory Management Unit. The record is shown in the table below.

```
sw  x11, 0(x10)
lw  x11, 4(x13)
lui x12, 4
```

<table>
<thead>
<tr>
<th>Access type</th>
<th>Virtual address</th>
<th>Physical address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst. fetch</td>
<td>0x60FF8</td>
<td>0x10FF8</td>
</tr>
<tr>
<td>Data write</td>
<td>0x04600</td>
<td>0x74600</td>
</tr>
<tr>
<td>Inst. fetch</td>
<td>0x60FFC</td>
<td>0x10FFC</td>
</tr>
<tr>
<td>Data read</td>
<td>0x18410</td>
<td>0x169410</td>
</tr>
<tr>
<td>Inst. fetch</td>
<td>0x61000</td>
<td>0x09000</td>
</tr>
</tbody>
</table>

Using information from the program and the table above, please deduce the contents of as many entries as possible in the page table. Assume the original address sizes of 64-bit virtual addresses, 40-bit physical addresses, and page size of 4096 ($2^{12}$) bytes per page. **Assume that pages holding instructions are read-only.**

**Please make an entry in the table below for each page table entry we learn about after the execution of the program fragment.** Note that the table below is not an actual page table, it is just a list of entries from the page table that you can infer from this problem. For each entry provide the VPN, the dirty (D) and resident (R) bits, and the PPN if they are known. If you can’t deduce the value of a field, enter a ‘?’ for that field. You may not need to use all the rows of the table below.

<table>
<thead>
<tr>
<th>VPN</th>
<th>D</th>
<th>R</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x60</td>
<td>0</td>
<td>1</td>
<td>0x10</td>
</tr>
<tr>
<td>0x04</td>
<td>1</td>
<td>1</td>
<td>0x74</td>
</tr>
<tr>
<td>0x18</td>
<td>?</td>
<td>1</td>
<td>0x169</td>
</tr>
<tr>
<td>0x61</td>
<td>0</td>
<td>1</td>
<td>0x9</td>
</tr>
</tbody>
</table>
E) At some later point in time, suppose that the contents of the page table and its corresponding fully associative TLB are as shown to the right. As previously mentioned, the page table uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement if necessary. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. **Assume each access below is independent of the others and starts with the TLB and page table state shown to the right.**

<table>
<thead>
<tr>
<th>TLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPN (tag)</td>
</tr>
<tr>
<td>0x0</td>
</tr>
<tr>
<td>0x1</td>
</tr>
<tr>
<td>0x6</td>
</tr>
<tr>
<td>0x3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Page Table</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPN</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
</tbody>
</table>

**Fill in table below**

<table>
<thead>
<tr>
<th>Virt Addr</th>
<th>PPN (in hex)</th>
<th>Phys Addr (in hex)</th>
<th>TLB Miss?</th>
<th>Page Fault?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. 0x6004</td>
<td>0x33</td>
<td>0x33004</td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>2. 0x6030</td>
<td>0x33</td>
<td>0x33030</td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>3. 0x1234</td>
<td>0x534</td>
<td>0x534234</td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
<tr>
<td>4. 0x2008</td>
<td>0x450</td>
<td>0x450008</td>
<td>Y / N</td>
<td>Y / N</td>
</tr>
</tbody>
</table>
Problem 8. (OS & Virtual Memory Fa’19 Quiz 3 Problem 1)

(A) A RISC-V system with segmentation-based virtual memory is currently running two processes, A and B, with segment base and bound registers listed below:

**Process A:** base register = 0x1000  bound register = 0x4000  
**Process B:** base register = 0x10000  bound register = 0x40000

The table below lists three virtual addresses. Fill the table by translating the addresses for processes A and B. In each cell, write either the physical address that corresponds to the virtual address, or write SEGFAULT if this virtual address is outside the process’s address space (which would cause a segmentation fault, i.e., an out-of-bounds violation).

*Hint:* Recall that the bound check and the translation from virtual to physical address happen in parallel.

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical address for process A (or SEGFAULT)</th>
<th>Physical address for process B (or SEGFAULT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x500</td>
<td>0x1500</td>
<td>0x10500</td>
</tr>
<tr>
<td>0x3500</td>
<td>0x4500</td>
<td>0x13500</td>
</tr>
<tr>
<td>0x10000</td>
<td>Segfault</td>
<td>0x20000</td>
</tr>
</tbody>
</table>
(B) Each of these instruction sequences experiences an interrupt or an exception that causes the processor to enter privileged mode (i.e., the operating system).

<table>
<thead>
<tr>
<th>Sequence A</th>
<th>Sequence B</th>
</tr>
</thead>
</table>
| // address 0x0 not resident  
// in virtual memory  
lw x1, 0x0(x0) | li x1, 0x1234  
li x2, 0x7  
// this instruction is not in RV32I  
div x3, x1, x2 |
| Sequence C | Sequence D |
| li x1, 0x10000  
li x2, 0  
// this loop gets  
// a timer interrupt  
loop:  
addi x2, x2, 1  
bne x1, x2, loop | endless_loop:  
la a0, string // loads address  
li a7, 0x13 // print_string  
syscall number  
ecall  
j endless_loop  
string:  
.ascii "Hello from Quiz 3!\n\0" |

Assume that the OS may only switch processes while servicing timer interrupts. Identify the instruction sequence(s) for which the statement applies. If no sequence applies, indicate NONE.

Which sequences...

(i) enter privileged mode: ___ A, B, C, D ___

(ii) save x1 through x31 and exception pc for the currently executing process: ___ A, B, C, D ___

(iii) handle an exception by emulating the instruction at the saved pc of the current process: ___ B ___

(iv) handle an exception by loading a page from disk: ___ A ___

(v) handle a system call: ___ D ___

(vi) add 4 to the saved pc of the current process: ___ B, D ___

(vii) subtract 4 from the saved pc of the current process: ___ NONE ___

(viii) choose a new current process (which may be the same as the current process): ___ C ___

(ix) load registers for the current process, then exit privileged mode and return to the saved pc of the current process: ___ A, B, C, D ___