Archived Material

You are not logged in.
If you are a current student, please Log In for full access to the web site.
Note that this link will take you to an external site (https://shimmer.csail.mit.edu) to authenticate, and then you will be redirected back to this page.

L1: Introduction and Binary Representation [pdf] [worksheet] [solutions]
L2: Introduction and Assembly and RISC-V [pdf] [worksheet] [solutions]
L3: Compiling Code and Implementing Procedures [pdf] [worksheet] [solutions]
L4: Procedures, Stacks, and MMIO [pdf] [worksheet A] [solutions A] [worksheet B] [solutions B]
L5: The Digital Abstraction [pdf] [worksheet] [solutions]
L6: Boolean Algebra and Logic Synthesis [pdf] [worksheet] [solutions]
L7: CMOS Technology [pdf] [worksheet] [solutions]
L8: Combinational Logic and Introduction to Minispec [pdf] [worksheet] [solutions]
L9: Complex Combinational Logic [pdf] [worksheet] [solutions]
L10: Sequential Circuits [pdf] [worksheet] [solutions]
L11: Sequential Circuits in Minispec [pdf] [worksheet] [solutions]
L12: Introduction to Pipelining [pdf] [worksheet] [solutions]
L13: RISC-V Processor [pdf] [worksheet] [solutions]
L14: Memory Hierarchy [pdf] [worksheet] [solutions]
L15: Caches [pdf] [worksheet] [solutions]
L16: Operating Systems [pdf] [worksheet] [OS demo]
L17: Virtual Memory [pdf] [worksheet] [solutions]
L18: Pipelined Processors [pdf] [worksheet] [solutions]
L19: Data and Control Hazards in Pipelined Processors [pdf] [worksheet] [solutions]
L20: Synchronization [pdf] [worksheet] [solutions]
L21: Modern Processor Architecture [pdf]